Multi-Core DSP Based Parallel Architecture for FMCW SAR Real-Time Imaging

نویسندگان

  • CHENGFEI GU
  • WENGE CHANG
  • XIANGYANG LI
  • ZHAOHE LIU
  • Chengfei GU
  • Wenge CHANG
  • Xiangyang LI
  • Zhaohe LIU
چکیده

This paper presents an efficient parallel processing architecture using multi-core Digital Signal Processor (DSP) to improve the capability of real-time imaging for Frequency Modulated Continuous Wave Synthetic Aperture Radar (FMCW SAR). With the application of the proposed processing architecture, the imaging algorithm is modularized, and each module is efficiently realized by the proposed processing architecture. In each module, the data processing of different cores is executed in parallel, also the data transmission and data processing of each core are synchronously carried out, so that the processing time for SAR imaging is reduced significantly. Specifically, the time of corner turning operation, which is very time-consuming, is ignored under computationally intensive case. The proposed parallel architecture is applied to a compact Ku-band FMCW SAR prototype to achieve real-time imageries with 34 cm × 51 cm (range × azimuth) resolution.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)

Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...

متن کامل

Ultra-Low-Energy DSP Processor Design for Many-Core Parallel Applications

Background and Objectives: Digital signal processors are widely used in energy constrained applications in which battery lifetime is a critical concern. Accordingly, designing ultra-low-energy processors is a major concern. In this work and in the first step, we propose a sub-threshold DSP processor. Methods: As our baseline architecture, we use a modified version of an existing ultra-low-power...

متن کامل

Accelerating Spaceborne SAR Imaging Using Multiple CPU/GPU Deep Collaborative Computing

With the development of synthetic aperture radar (SAR) technologies in recent years, the huge amount of remote sensing data brings challenges for real-time imaging processing. Therefore, high performance computing (HPC) methods have been presented to accelerate SAR imaging, especially the GPU based methods. In the classical GPU based imaging algorithm, GPU is employed to accelerate image proces...

متن کامل

DSP Processor Core-Based Wireless System Design

This thesis considers the design of wireless communications systems which are implemented as highly integrated embedded systems comprised of a mixture of hardware components and software. An introductionary part presents digital communications systems, classification of processors, programmable digital signal processing (DSP) processors, and development and implementation of a flexible DSP proc...

متن کامل

Focusing Bistatic FMCW SAR Signal by Range Migration Algorithm Based on Fresnel Approximation

Frequency modulated continuous wave (FMCW) technique has recently been employed by synthetic aperture radar (SAR) to decrease the radar cost and volume. However, the operation range is limited by the direct energy leakage from the transmitting channel to receiving channel due to the operation principle of FMCW technique. Bistatic configuration is an efficient way to increase the isolation betwe...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015